: Conventional CMOS technology operated at cryogenic conditions has recently attracted interest for its uses as low-noise electronics. We present one of the first characterizations of 180 nm CMOS technology at a temperature of 100 mK, extracting I/V characteristics, threshold voltages, and transconductance values, as well as observing their temperature dependence. We find that CMOS devices remain fully operational down to these temperatures, although we observe hysteresis effects in some devices. The measurements described in this paper can be used to inform the future design of CMOS devices intended to be operated in this deep cryogenic regime.
Introduction
Microelectronics manufactured using conventional CMOS processes but operated at cryogenic temperatures of 4 K and below have recently attracted interest in quantum computing for their use as precision controllers and low noise amplifiers [1, 2] . This method of incorporating electronics directly into the cryogenic environment instead of operating them at room temperature can offer similar advantages in experiments like CUORE, which use a cryogenic bolometric approach to search for neutrinoless double beta decay. CUORE uses NTD thermistors on TeO 2 crystals to sense temperature changes induced by physical energy deposits. At the moment, all the CUORE electronics, including those for biasing the NTDs, amplifying the signals, and performing readout, are operated at room temperature [3] . The future CUORE Upgrade with Particle ID (CUPID) plans to take advantage of the general cryogenic infrastructure developed for CUORE, but an upgrade to its electronics infrastructure is under consideration [4] . CMOS microelectronics engineered to be operated at or below 4 K offer an alternative approach to signal preamplification in CUPID, allowing a reduction in electronic noise and a possibility of introducing a modest channel multiplexing factor.
To date, there are very few measurements of CMOS device properties at sub-Kelvin temperatures, which will have to be understood if we wish to consider using them to construct amplifiers near the base operating temperature of CUPID. In this paper we present one of the first characterizations of 180 nm CMOS technology down to 100 mK, which will be used to inform the design of these amplifiers.
Setup
We conduct our characterization measurements with a TSMC 180 nm CMOS test chip containing multiple arrays of PMOS and NMOS devices of a variety of thresholds with the widths and lengths varying from 0.18 to 10 µm. The MOSFET structures for quasi-static voltage-current (I/V) scan characterization are shown in Fig. 1 . We selectively wirebond the devices to be measured out of the array. The chip is placed at the mixing chamber stage of an Oxford Triton-400 dilution refrigerator, kept at 100 mK for these measurements. For voltage biasing and current readout, the MOSFETs are wired out to a Keithley 2450 SMU and a Keithley 6517B electrometer outside the cryostat. Since the dilution refrigerator has limited cooling power, the device power consumption was kept at minimum by limiting the voltage, the current range, and the time they were kept on.
Results

Characterization
We perform standard I/V scans for an assortment of PMOS and NMOS on the test chip. All MOSFETs tested remain operational down to temperatures of < 100 mK; examples of I/V scan curves are shown in Fig. 2 . From these measurements, we extract the transconductance and the threshold voltage. Their dependences on temperature are shown in Fig. 3 . The threshold voltage is obtained by plotting the drain current I d against the gate voltage V g , extrapolating from the linear region of the I d -V g curve, and then finding the intersection with the V g axis [5] . We observe that the threshold voltage increases as the temperature goes down; general models of MOSFET behavior predict that threshold voltage should increase linearly with temperature decreases, and our data suggests no significant deviations from this behavior all the way down to 100 mK. Uncertainties in the threshold voltages are primarily due to uncertainties in the linear extrapolation of the I d -V g curves.
We evaluate the transconductance in both the linear region and the current saturation region. The drain current in each of these regions is given by where k includes details from the characteristic feature size and manufacturing process of the MOSFET and generally has a temperature dependence of k ∝ T −3/2 due to carrier mobility effects. For both of these regions, this gives an expected g m ∝ T −3/2 relationship. However, while we observe that g m does increase at lower temperatures, this relation does not seem to hold for the entire temperature range. This indicates that this basic model likely becomes invalid at sufficiently low temperatures, where other effects such as carrier freeze-out may become relevant.
Hysteresis Effects
Some of the MOSFETs exhibit a hysteresis effect when operated at low enough temperatures, with a kink appearing in the characteristic I/V curves when scanning from low V d to high V d , but not when going from high V d to low V d , as shown in Fig. 4 . This effect is observed in different sized devices to different degrees, and the effect disappears once the temperature of the devices is high enough.
The temperature dependence of this feature indicates it is likely related to charge carrier freezeout in the MOSFETs. A similar kink in the I/V curves at cryogenic temperatures has previously been observed in [6] , where it was explained by the formation of a forced depletion layer near the pinchoff region of the MOSFET. Taking NMOS for example, in this model, V d is high enough to cause impact ionization in the pinchoff region of the transistor as it starts to form. The electrons freed by this process then join the drain current, while the holes are pulled deeper into the substrate, enjoying the high carrier mobility induced by the low temperatures. The freed electrons from this initial forced formation of the depletion layer cause an increase in the drain current, but after the layer is formed it allows charge carriers coming from the inversion layer to pass through it normally without further interaction. This effect is only present at temperatures where carrier freeze-out is significant, as otherwise the depletion layer in the pinchoff region can form normally from the movement of thermally excited charge carriers. The kink also does not occur when scanning from high V d to low V d , as the extra current caused by the formation of the depletion layer does not change the monotonically decreasing drain current as drain voltage is decreased.
This explanation matches several of the characteristics of the hysteresis effect that we have observed. The magnitude of the kink in the I/V curves is smaller for NMOS with smaller channel Fig. 4 , which matches the expectation of a smaller current surge from the formation of a smaller depletion layer. We observe that the effect gradually decreases in size until it disappears around 40 K, which is where carrier freeze-out should start becoming significant in our silicon-based substrates. We also did not observe this effect in our PMOS devices (see Fig. 2 ), which matches the model's expectation that forced depletion layer formation is suppressed in PMOS due to the substantially lower substrate currents.
Conclusions
In this work, we have demonstrated successful operation of 180 nm CMOS technology down to temperatures of 100 mK and performed one of the first characterizations of its properties in this temperature range. We find that CMOS behavior at this temperature is qualitatively similar to the behavior at 4 K observed in previous works, which is a first step towards establishing that their usage as signal amplifiers can be extended down to temperatures as low as 100 mK. Such amplifier designs will likely be operated in the linear region of the MOSFETs in order to satisfy the power budget allowed by a dilution refrigerator at these temperatures. While we have observed significant hysteresis effects in some NMOS devices, this can be accounted for in amplifier designs to avoid any undesirable effects on amplifier performance. Future extensions of this work will involve testing CMOS-based signal amplifiers in the 10 to 100 mK range, with the goal of minimizing noise and optimizing performance within the power dissipation constraints imposed by a dilution fridge.
